

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 04/08/2004

| APPL | ICATION NO | | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|---|--|---------------|---------------------------------------|----------------------|---------------------|------------------|-----|
| 0 | 09/828,862 04/10/2001 21254 7590 04/08/2004 | | 04/10/2001 | Kiyotaka Imai | 99600-1 DIV | 7814 | |
| 2 | | | | EXAM | EXAMINER | | |
| MCGINN & GIBB, PLLC 8321 OLD COURTHOUSE ROAD | | | | | VU, QUANG D | | |
| SUITE 200 VIENNA, VA 22182-3817 | | | | | ART UNIT | PAPER NUMBER | |
| | | | 2182-3817 | | 2811 | | |
| 2 1 8 5 | MCGINN 321 OLD UITE 200 | & GII COUR | 04/08/2004 BB, PLLC THOUSE ROAD | Kiyotaka Imai | VU, QUA | INER ANG D | BER |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|--|--|---|-------------|
| | Application No. | Applicant(s) | |
| | 09/828,862 | IMAI, KIYOTAKA | |
| Office Action Summary | Examiner | Art Unit | |
| | Quang D Vu | 2811 | Pr |
| The MAILING DATE of this communication apportunity Period for Reply | ears on the cover sheet with the d | correspondence addre | ess |
| A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period with the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | 6(a). In no event, however, may a reply be tinwithin the statutory minimum of thirty (30) day apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE | nely filed vs will be considered timely. the mailing date of this comme ED (35 U.S.C. § 133). | nunication. |
| Status | | | |
| 1) Responsive to communication(s) filed on 23 De | ecember 2003. | | |
| 2a)⊠ This action is FINAL . 2b)☐ This | action is non-final. | | |
| 3) Since this application is in condition for allowan closed in accordance with the practice under E. | | | nerits is |
| Disposition of Claims | | | |
| 4) ☐ Claim(s) 3-22 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 3-22 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or | | | |
| Application Papers | | | |
| 9) The specification is objected to by the Examiner | | _ | |
| 10) The drawing(s) filed on is/are: a) acce | | | |
| Applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction | | | 1 121(d) |
| 11) The oath or declaration is objected to by the Ex | | | |
| Priority under 35 U.S.C. § 119 | | | |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of the priority | s have been received. S have been received in Applicate ity documents have been received (PCT Rule 17.2(a)). | ion No ed in this National St | age |
| Attachment(s) | | | |
| Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date | 4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other: | ate | 52) |

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 3-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 5,880,500 to Iwata et al. in view of US Patent No. 6,649,308 to Wu.

Regarding claim 3, Iwata et al. (figure 1) teach a method for manufacturing a semiconductor device. It comprises the steps of:

implanting arsenic ions in a semiconductor substrate (100) at a first acceleration energy level (column 11, lines 8-15);

implanting phosphorous ions at a second acceleration energy level (column 10, line 66 – column 11, line 3) lower than the first acceleration energy level; and

performing a heat treatment to active the arsenic ions and the phosphorous ions in the ion-implanted regions to form source/drain regions and buffer regions, the buffer regions comprising phosphorous ions and extending beyond the source/drain regions (column 10, line 66 – column 12, line 45).

It is inherent that the arsenic ion implanted regions suppress a reverse short channel effect in the NMOSFET.

Art Unit: 2811

Since first acceleration energy level (50 keV) of the arsenic ions is greater than the second acceleration energy level (30keV) of the phosphorous ions, the concentration peak of the phosphorous ions would locate in the arsenic ion implanted regions.

Iwata et al. differ from the claimed invention by not showing implanting phosphorous ions in the arsenic ion implanted regions, following the arsenic ion implanting. It would have been obvious to one having ordinary skill in the art at the time the invention was made to select the order of forming. See Ex parte Rubin , 128 USPQ 440 (Bd. App. 1959) (Prior art reference disclosing a process of making a laminated sheet wherein a base sheet is first coated with a metallic film and thereafter impregnated with a thermosetting material was held to render prima facie obvious claims directed to a process of making a laminated sheet by reversing the order of the prior art process steps.). See also In re Burhans, 154 F.2d 690, 69 USPQ 330 (CCPA 1946) (selection of any order of performing process steps is prima facie obvious in the absence of new or unexpected results); In re Gibson, 39 F.2d 975, 5 USPQ 230 (CCPA 1930) (Selection of any order of mixing ingredients is prima facie obvious.).

Iwata et al. further differ from the claimed invention by not showing the first acceleration energy is no greater than 15keV. The energy of implanting arsenic ions is a known variable, which is subject to routine experimentation and optimization. Wu teach the implanting arsenic ions at the acceleration energy about 5 to 150keV (column 4, lines 42-48), which is in the claimed range. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the first acceleration energy is no greater than 15keV, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Art Unit: 2811

Regarding claim 4, Iwata et al. teach implanting n-type impurities in the substrate to form an n-type extension region (impurity diffusion region [107]) before the arsenic and phosphorous implanting (column 10, lines 53 - 65).

Regarding claim 5, Iwata et al. teach an acceleration energy and a dosage of the phosphorous ion are determined such that an ion-implanted region (105) of the phosphorous ion extends beyond a bottom surface of an ion-implanted region (108) of the arsenic ion. It is inherent that a dosage of the arsenic ion is determined to obtain desired electrical characteristics for the semiconductor device.

Regarding claim 6, Iwata et al. differ from the claimed invention by not showing the acceleration energy of the phosphorous ion is not higher than 10 keV. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the acceleration energy of the phosphorous ion is not higher than 10 keV, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involve only routine skill in the art. In re Aller, 105 USPQ 233.

Regarding claim 7, Iwata et al. differ from the claimed invention by not showing the dosage of the arsenic ion is between 2×10^{15} / cm² and 1×10^{16} / cm², and the dosage of the phosphorous ion is between 5×10^{14} / cm² and 2×10^{15} / cm². It would have been obvious to one having ordinary skill in the art at the time the invention was made for the dosage of the arsenic ion is between 2×10^{15} / cm² and 1×10^{16} / cm², and the dosage of the phosphorous ion is between 5×10^{14} / cm² and 2×10^{15} / cm², since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involve only routine skill in the art. In re Aller, 105 USPQ 233.

Art Unit: 2811

Regarding claim 8, Iwata et al. (figure 1) teach a method for manufacturing a semiconductor device comprising:

implanting arsenic ions in a semiconductor substrate (100) at a first acceleration energy level to form an arsenic ion implanted region (108) (column 11, lines 8-15);

implanting phosphorous ions in the arsenic ion implanted region (impurity diffusion region [108]) at a second acceleration energy level (column 10, line 66 – column 11, line 3) lower than the first acceleration energy level; and

performing a heat treatment to activate the arsenic ions and phosphorous ions to form an n-type source/drain main region (108) comprising arsenic and phosphorous ions (column 11, line 59 – column 12, line 45), and an n-type source/drain buffer region (105) comprising phosphorous ions, the n-type source/drain buffer region (105) extending beyond the n-type source/drain main region (108).

Iwata et al. differ from the claimed invention by not showing after the implanting the arsenic ions, implanting phosphorous ions in the arsenic ion implanted regions. It would have been obvious to one having ordinary skill in the art at the time the invention was made to select the order of forming. See Ex parte Rubin , 128 USPQ 440 (Bd. App. 1959) (Prior art reference disclosing a process of making a laminated sheet wherein a base sheet is first coated with a metallic film and thereafter impregnated with a thermosetting material was held to render prima facie obvious claims directed to a process of making a laminated sheet by reversing the order of the prior art process steps.). See also In re Burhans, 154 F.2d 690, 69 USPQ 330 (CCPA 1946) (selection of any order of performing process steps is prima facie obvious in the absence of new

Art Unit: 2811

or unexpected results); In re Gibson, 39 F.2d 975, 5 USPQ 230 (CCPA 1930) (Selection of any order of mixing ingredients is prima facie obvious.).

Iwata et al. further differ from the claimed invention by not showing the first acceleration energy is no greater than 15keV. The energy of implanting arsenic ions is a known variable, which is subject to routine experimentation and optimization. Wu teach the implanting arsenic ions at the acceleration energy about 5 to 150keV (column 4, lines 42-48), which is in the claimed range. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the first acceleration energy is no greater than 15keV, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Regarding claim 9, Iwata et al. teach the device comprises an n-type metal oxide semiconductor field effect transistor (NMOSFET).

Regarding claim 10, Iwata et al. teach the NMOSFET comprises a gate electrode (102) formed over a channel region (106), and wherein the n-type source/drain buffer region (105) separates the n-type source/drain main region (108) from the channel region (106).

Regarding claim 11, Iwata et al. differ from the claimed invention by not showing the substrate comprises monocrystalline silicon. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the substrate comprises monocrystalline silicon because it has high electron mobility of device.

Since the arsenic ions are doped into the monocrystalline silicon substrate, the arsenic ion implanted region inherently comprises an amorphous silicon region.

Art Unit: 2811

Regarding claim 12, Iwata et al. teach a p-n junction formed at a first interface between the channel region (106) and the buffer region (105) is separated from a second interface between the amorphous silicon region (108) and the monocrystalline silicon.

Regarding claim 13, it is inherent that point defects generated by the implanting phosphorous ions are absorbed by the amorphous silicon, such that diffusion of the phosphorous ions during the heat-treating is suppressed.

Regarding claims 14 and 15, Iwata et al. differ from the claim invention by not showing the first acceleration energy level comprises about 10 keV or less. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the first acceleration energy level comprises about 10 keV or less, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involve only routine skill in the art. In re Aller, 105 USPQ 233.

Regarding claim 16, Iwata et al. teach the heat-treating step comprises heat-treating at about 1000^o C for about 10 seconds (column 12, line 41).

Regarding claim 17, Iwata et al. differ from the claimed invention by not showing an arsenic concentration in the n-type source/drain main region is between 1×10^{20} /cm² and 5×10^{21} /cm² and a phosphorous concentration in the n-type source/drain buffer region is between 1×10^{18} /cm² and 5×10^{19} /cm². It would have been obvious to one having ordinary skill in the art at the time the invention was made for an arsenic concentration in the n-type source/drain main region is between 1×10^{20} /cm² and 5×10^{21} /cm² and a phosphorous concentration in the n-type source/drain buffer region is between 1×10^{18} /cm² and 5×10^{19} /cm², since it has been held that

Art Unit: 2811

where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involve only routine skill in the art. In re Aller, 105 USPQ 233.

Regarding claim 18, Iwata et al. teach implanting boron ions (column 10, lines 53-57) in the semiconductor substrate (100) to form a well region (109), the arsenic ions (108) being implanted in the well region of the semiconductor substrate.

Regarding claim 19, Iwata et al. differ from the claimed invention by not showing implanting boron ions in the well region of the semiconductor substrate to form a channel region in the embodiment of figure 1. However, Iwata et al. teach implanting boron ions (column 16, line 66 – column 17, line 9) in the well region of the semiconductor substrate to form a channel region in the embodiment of figures 6a-m. It would have been obvious to one having ordinary skill in the art at the time the invention was made to include claimed limitation shown in the embodiment of figures 6a-m into the embodiment of figure 1, since it is desirable for them to have functionality. The combined device shows implanting boron ions in the well region of the semiconductor substrate to form a channel region.

Regarding claim 20, the combined device differs from the claimed invention by not showing implanting boron ions to form the channel region comprises implanting boron ions at 30 keV at a dose 1.0 x 10¹³/cm². It would have been obvious to one having ordinary skill in the art at the time the invention was made for implanting boron ions to form the channel region comprises implanting boron ions at 30 keV at a dose 1.0 x 10¹³/cm², since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Art Unit: 2811

Regarding claim 21, the combined device shows forming a gate electrode on the channel region; implanting arsenic ions in the well region to form extension regions; performing a heat treatment (column 17, lines 56-64) to activate the arsenic ions in the well region; and after the performing the heat treatment, forming side walls on the gate electrode.

Regarding claim 22, Iwata et al. (figure 1) teach a method of manufacturing a semiconductor device, comprising:

forming extension regions (107) by implanting first arsenic ions in a semiconductor substrate; and

forming source/drain regions (108) and buffer regions (105) extending beyond the source/drain regions (108), comprising:

implanting phosphorous ions in the arsenic ion implanted regions at an acceleration energy level (column 10, line 66 – column 11, line 3) lower than the acceleration energy level for implanting the second arsenic ions (column 11, lines 8-15).

Since the acceleration energy level (50 keV) of the arsenic ions is greater than the acceleration energy level (30keV) of the phosphorous ions, the concentration peak of the phosphorous ions would locate in the arsenic ion implanted regions.

performing a heat treatment to active the arsenic ions in the arsenic ion implanted regions and the phosphorous ions (column 10, line 66 – column 12, line 45).

Iwata et al. differ from the claimed invention by not showing the second arsenic ions at acceleration energy, which is no greater than 15keV. The energy of implanting arsenic ions is a known variable, which is subject to routine experimentation and optimization. Wu teach the implanting arsenic ions at the acceleration energy about 5 to 150keV (column 4, lines 42-48),

Art Unit: 2811

which is in the claimed range. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the first acceleration energy is no greater than 15keV, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Response to Arguments

Applicant's arguments with respect to claims 3-22 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2811

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 571-272-1667. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

April 1, 2004

Stoven She